Hands-on VLSI physical design experience spanning logic synthesis and DFT, ATPG, netlist to GDSII flow, floorplanning, placement, clock tree synthesis, routing, timing, signal and IR drop analysis, and timing signoff.