Internship & Co-Op Opportunities: Digital Circuit Design in a high-speed SerDes group. Build mixed-signal IP, implement RTL in SystemVerilog, and verify with UVM; collaborate with analog teams. Requires MS/PhD in Electrical Engineering; strong Verilog, Python, and front-end fluency.