Package Power Integrity Intern
Intel
United States of America
Summary
Internship & Co-Op: Power Integrity Engineer for IC packaging performance. Open to MS/PhD candidates in Electrical Engineering. Hands-on with extraction, analysis, and optimization of high-speed interfaces using SPICE, HFSS/Q2D/Q3D, and Cadence tools. On-site US role.