Lead design of memory-centric computing and Processing-in-Memory architectures using emerging ReRAM technologies; implement hardware acceleration for AI and scientific solvers via algorithm-architecture co-design, dataflow optimization, and system-level performance and energy trade-offs.