Integrate AES and ASCON hardware accelerators into the RISC-V CVA6 core, implement custom ISA extensions and pipeline modifications, extend toolchains, and prototype/verify performance on FPGA and ASIC flows—ideal for experts in HDL, RISC-V, and cryptographic hardware.