Lead open-source RISC-V processor and AI accelerator hardware research: design digital ICs with Verilog/SystemVerilog, develop open-source EDA toolchains, optimize PPA and architecture-algorithm co-design, mentor researchers, and drive high-impact publications and collaborations.